Контакт
Как се пазарува?
Доставка
Наръчник за пазаруване
Guide to Computer Processor Architecture
A RISC-V Approach, with High-Level Synthesis
Английски език
155 b
30 дни за връщане на стоката
Клиентите са закупили също
The book presents a succession of RISC-V processor implementations in increasing difficulty (non pipelined, pipelined, deeply pipelined, multithreaded, multicore).Each implementation is shown as an HLS (High Level Synthesis) code in C++ which can really be synthesized and tested on an FPGA based development board (such a board can be freely obtained from the Xilinx University Program targeting the university professors).The book can be useful for three reasons. First, it is a novel way to introduce computer architecture. The codes given can serve as labs for a processor architecture course. Second, the book content is based on the RISC-V Instruction Set Architecture, which is an open-source machine language promised to become the machine language to be taught, replacing DLX and MIPS. Third, all the designs are implemented through the High Level Synthesis, a tool which is able to translate a C program into an IP (Intellectual Property). Hence, the book can serve to engineers willing to implement processors on FPGA and to researchers willing to develop RISC-V based hardware simulators.
Информация за книгата
Английски език
Подарете тази книга днес
Лесно е
1 Добавете книгата в количката си и изберете Доставка като подарък 2 В замяна ще ви изпратим ваучер 3 Книгата ще пристигне на адреса на получателяМоже би ще Ви заинтересува
/
С твърди корици
147.07
€
287.64 лв
/
С меки корици
53.43
€
104.51 лв
/
С меки корици
17.17
€
33.58 лв
/
С меки корици
86.13
€
168.45 лв
/
С меки корици
80.08
€
156.62 лв
/
С твърди корици
95.80
€
187.37 лв
