Free delivery for orders over 69.99€

Check order status

Become part of a community of book lovers from all over the world and get access to a whole bunch of benefits. Create an account for free

Free delivery for purchases over 69.99 €

Speedy courier 3.49 € Speedy point 3.49 € Еконт courier 3.99 € Еконтомат/Офис на Еконт 3.99 € Ekont Box 3.99 € Sameday courier 3.99 € Sameday Box 3.99 € Box Now 3.99 €

Contact

How to shop

Help

My account

▸ Empty :-(

Free delivery for orders over 69.99€

Efficient Test Data Compression and Fault Analysis in VLSI Circuits

Name: Efficient Test Data Compression and Fault Analysis in VLSI Circuits
Brand: Scholars' Press
SKU: 22601189
Price: 43.36 EUR
Availability: InStock
Author: Sivaganesan Subramaniam
ISBN: 9786138834304

Sivaganesan Subramaniam

Language

English

Book Paperback

Libristo code: 22601189

Publishers Scholars' Press, May 2019

In higher order SOC (System On Chip) circuit, designs have led to drastic increase in test data volu... Full description

Libristo code: 22601189

105 b

43.36 €

84.81 лв

In stock at our supplier Shipping in 5-8 days

Up to 30 days for returns

Customers also purchased

The Fodmap Navigator - Chinese Edition: Low-Fodmap Diet Charts with Ratings of More Than 500 Foods, Food Additives and Prebiotics. Martin Storr

Paperback

6.71 € 13.13 лв

Fundamentos de Derecho español privado - Las relaciones entre Particulares: Derecho civil, mercantil Balouziyeh

Paperback

60.52 € 118.37 лв

Techno Club. Vol.72, 2 Audio-CD

Audio CD

26.46 € 51.75 лв

Contrat de performance énergétique pour les PME en Suisse Danny Antwi

Paperback

47.08 € 92.09 лв

Fognana kuma Sidibé

Paperback

21.86 € 42.75 лв

Das inoffizielle Ghibli-Zeichenbuch - Zauberhafte Motive für Fans des legendären Anime-Studios Maxim Simonenko

Paperback

13.54 € 26.48 лв

Berliner Modell - Darstellung und Modellierungspotentiale André Matthias Müller

Paperback

17.10 € 33.45 лв

Šípková Růženka Magda Garguláková

Board book

7.64 € 14.95 лв

Process dobychi zolota i ego znachenie dlq äkonomiki Mohamed Gauwe Bawogi

Paperback

18.86 € 36.89 лв

Jenaer Systementwurfe III Rolf-Peter Horstmann

Paperback

23.82 € 46.59 лв

Marque-pages Disney Love stories Stationery items

Stationery items

10.69 € 20.92 лв

Sir Loin vom Rind VANESSA VALE

Paperback

12.09 € 23.65 лв

Français-Géorgien V?tements Dictionnaire bilingue illustré pour enfants Richard Carlson Jr

Paperback

11.16 € 21.83 лв

Conflits et Paix Hippolyte Eric Djounguep

Paperback

52.72 € 103.11 лв

Debutants Raymond Carver

Paperback

14.05 € 27.49 лв

Secret Germany Michael Baigent

Paperback

11.83 € 23.14 лв

American illustrators for kids

Paperback

23.82 € 46.59 лв

In higher order SOC (System On Chip) circuit, designs have led to drastic increase in test data volume. Larger test data size demands not only higher memory requirements, but also an increase in testing time. Test data compression addresses this problem by reducing the test data volume without affecting the overall system performance. In this, testable input data (test data) is generated by using Automatic test pattern generation (ATPG) then it is compressed and compressed data stored to memory. To test the particular circuit that time we will decompress the stored memory test data and then decompressed test data given to the Design Under Test (DUT). Finally DUT fault is tested and identified. It proposes a test compression technique using efficient dictionary selection and bitmask method to significantly reduce the testing time and memory requirements. This algorithm giving a best possible test compression of 92% when compared with other compression methods.