Не ви допада? Няма проблеми! При нас имате възможност за връщане в рамките на 30 дни
Няма да сбъркате с подаръчен ваучер. Получателят може да избере нещо от нашия асортимент с подаръчен ваучер.
30 дни за връщане на стоката
This book serves as a comprehensive guide, enabling readers to reap the full benefits of assertion-based verification, thereby minimizing hardware verification cost. Detailed descriptions of the SystemVerilog Assertions (SVA) language features are provided throughout the book, along with step-by-step examples of how they can be used to construct powerful sets of property checkers. This second edition includes a description of features introduced by the recent IEEE 1800-2012 SystemVerilog standard, explaining in detail the enhanced assertion constructs of the language, making it usable and accessible for designers, verification engineers, and EDA tool developers.